

# 2-Mbit (256K x 8) MoBL<sup>®</sup> Static RAM

# Features

- Very high speed: 45 ns
   Wide voltage range: 2.20V 3.60V
- Pin-compatible with CY62138CV30
- Ultra-low standby power
  - Typical standby current: 1 μA
  - Maximum standby current: 7 μA
- Ultra-low active power
  - Typical active current: 2 mA @ f = 1 MHz
- Easy memory expansion with CE and OE features
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Offered in Pb-free 36-ball BGA package


# **Functional Description**<sup>[1]</sup>

The CY62138EV30 is a high-performance CMOS static RAM organized as 256K words by 8 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption. The device can be put into standby mode reducing power consumption when deselected (CE HIGH).

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. Data on the eight I/O pins  $(I/O_0 \text{ through } I/O_7)$  is then written into the location specified on the address pins  $(A_0 \text{ through } A_{18})$ .

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in <u>a</u> high-impedance state when the <u>device</u> is deselected ( $\overline{CE}$  HIGH), the <u>outputs</u> are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}$  LOW and WE LOW).



#### Note:

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



# **Pin Configuration**<sup>[2]</sup>

#### **Top View** A<sub>6</sub> $A_3$ NC A<sub>8</sub> $\mathsf{A}_0$ $A_1$ А $A_4$ I/O<sub>4</sub> WE $1/Q_0$ $A_2$ $A_7$ В I/O5 NC $A_5$ 1/0<sub>1</sub> С V<sub>cc</sub> Vss D V<sub>ss</sub> Vcc Е (1/Q6 (I/O<sub>2</sub> NC F A<sub>17</sub> CE A<sub>15</sub> (I/O<sub>3</sub>) I/O7 OE A<sub>16</sub> G $A_9$ A<sub>10</sub> A<sub>11</sub> A<sub>12</sub> A<sub>13</sub> A<sub>14</sub> Н

FBGA

# **Product Portfolio**

							Power I	Dissipatio	n	
Product						Operating	g I <sub>CC</sub> (mA)			
FIOUUCI	V <sub>CC</sub> Range (V)		Speed	f = 1 MHz		f = f <sub>max</sub>		Standby I <sub>SB2</sub> (μA)		
	Min.	<b>Typ.</b> <sup>[3]</sup>	Max.	(ns)	<b>Typ.</b> <sup>[3]</sup>	Max.	<b>Typ.</b> <sup>[3]</sup>	Max.	<b>Typ.</b> <sup>[3]</sup>	Max.
CY62138EV30LL	2.2	3.0	3.6	45	2	2.5	15	20	1	7

Notes:

2. NC pins are not connected on the die. 3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ.)}$ ,  $T_A = 25^{\circ}C$ .



# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	55°C to +125°C
Supply Voltage to Ground Potential	–0.3V to V <sub>CC(MAX)</sub> + 0.3V
DC Voltage Applied to Outputs in High-Z State <sup>[4,5]</sup>	–0.3V to V <sub>CC(MAX)</sub> + 0.3V

# Electrical Characteristics Over the Operating Range

DC Input Voltage<sup>[4,5]</sup>.....-0.3V to V<sub>CC(MAX)</sub> + 0.3V

Output Current into Outputs (LOW)...... 20 mA

Static Discharge Voltage...... > 2001V (per MIL-STD-883, Method 3015)

Latch-up Current

Latch-up Current			. > 200 mA
Product	Range	Ambient Temperature	<b>V<sub>CC</sub></b> <sup>[6]</sup>
CY62138EV30LL	Industrial	–40°C to +85°C	2.2V to 3.6V

				CY			
Parameter	Description	Test	Conditions	Min.	<b>Typ.</b> <sup>[3]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> = 2.20V	2.0			V
		I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 2.70V	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 2.20V			0.4	V
		I <sub>OL</sub> = 2.1 mA	V <sub>CC</sub> = 2.70V			0.4	V
V <sub>IH</sub>	Input HIGH Voltage	$V_{CC} = 2.2V$ to	2.7V	1.8		V <sub>CC</sub> + 0.3V	V
		V <sub>CC</sub> = 2.7V to	3.6V	2.2		V <sub>CC</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage	t LOW Voltage V <sub>CC</sub> = 2.2V to		-0.3		0.6	V
		V <sub>CC</sub> = 2.7V to	3.6V	-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_{I} \leq V$	cc	-1		+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	GND <u>&lt;</u> V <sub>O</sub> ≤ <sup>V</sup> Output Disab	V <sub>CC</sub> , ed	-1		+1	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$f = f_{MAX} =$ 1/t <sub>RC</sub>	$V_{CC} = V_{CCmax}$ $I_{OUT} = 0 \text{ mA}$		15	20	mA
		f = 1 MHz	CMOS levels		2	2.5	mA
I <sub>SB1</sub>	Automatic CE Power-down Current — CMOS Inputs	$\label{eq:constraint} \begin{array}{l} \overline{CE} \geq V_{CC} - 0.2V, \ V_{IN} \geq V_{CC} - 0.2V, \\ V_{IN} \leq 0.2V), \ f = f_{\underline{MAX}} \ (Address \ and \\ Data \ Only), \ f = 0 \ (OE, \ and \ WE), \\ V_{CC} = 3.60V \end{array}$			1	7	μA
I <sub>SB2</sub>	Automatic CE Power-down Current — CMOS Inputs				1	7	μA

# Capacitance for all packages<sup>[7]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ.)}$	10	pF

Notes:


4. V<sub>IL</sub>(min.) = -2.0V for pulse durations less than 20 ns.
 5. V<sub>IH</sub>(max) = V<sub>CC</sub>+0.75V for pulse durations less than 20 ns.
 6. Full device AC operation assumes a 100 µs ramp time from 0 to V<sub>CC</sub>(min.) and 200 µs wait time after V<sub>CC</sub> stabilization.



# **Thermal Resistance**

Parameter	Description	Test Conditions	BGA	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 x 4.5 inch, four-layer printed circuit board	72	°C/W
Θ <sup>JC</sup>	Thermal Resistance (Junction to Case)		8.86	°C/W

# **AC Test Loads and Waveforms**




Equivalent to: THÉVENIN EQUIVALENT

Parameters	2.50V	3.0V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	<b>Typ.</b> <sup>[3]</sup>	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		1			V
I <sub>CCDR</sub>	Data Retention Current	$ \begin{array}{l} V_{CC} = 1 \text{V}, \ \overline{\text{CE}} \geq \text{V}_{CC} - 0.2 \text{V}, \\ V_{IN} \geq \text{V}_{CC} - 0.2 \text{V} \text{ or } \text{V}_{IN} \leq 0.2 \text{V} \end{array} $		0.8	3	μΑ
t <sub>CDR</sub> <sup>[7]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[8]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

# **Data Retention Waveform**



Notes:

7. Tested initially and after any design or process changes that may affect these parameters.

8. Full Device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to  $V_{CC(min.)} \ge 100 \,\mu\text{s}$  or stable at V<sub>CC(min.)</sub>  $\ge 100 \,\mu\text{s}$ .




# Switching Characteristics (Over the Operating Range)<sup>[9]</sup>

		45			
Parameter	Description	Min.	Max.	Unit	
Read Cycle	L		•		
t <sub>RC</sub>	Read Cycle Time	45		ns	
t <sub>AA</sub>	Address to Data Valid		45	ns	
t <sub>OHA</sub>	Data Hold from Address Change	10		ns	
t <sub>ACE</sub>	CE LOW to Data Valid		45	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		22	ns	
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[10]</sup>	5		ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[10,11]</sup>		18	ns	
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[10]</sup>	10		ns	
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[10, 11]</sup>		18	ns	
t <sub>PU</sub>	CE LOW to Power-up	0		ns	
t <sub>PD</sub>	CE HIGH to Power-up		45	ns	
Write Cycle <sup>[12]</sup>	L		•		
t <sub>WC</sub>	Write Cycle Time	45		ns	
t <sub>SCE</sub>	CE LOW to Write End	35		ns	
t <sub>AW</sub>	Address Set-up to Write End	35		ns	
t <sub>HA</sub>	Address Hold from Write End	0		ns	
t <sub>SA</sub>	Address Set-up to Write Start	0		ns	
t <sub>PWE</sub>	WE Pulse Width	35		ns	
t <sub>SD</sub>	Data Set-up to Write End	25		ns	
t <sub>HD</sub>	Data Hold from Write End	0		ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[10, 11]</sup>		18	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[10]</sup>	10		ns	

# **Switching Waveforms**

Read Cycle No. 1 (Address Transition Controlled)<sup>[13, 14]</sup>




### Notes:

Notes:
9. Test Conditions for all parameters other than three-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the "AC Test Loads and Waveforms" section.
10. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> for any given device.
11. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, transitions are measured when the output enter a high-impedance state.
12. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.
13. Device is continuously selected. OE, CE = V<sub>IL</sub>.
14. WE is HIGH for read cycle.




# Switching Waveforms (continued)

Read Cycle No. 2 (OE Controlled)<sup>[14, 15]</sup>



# Write Cycle No. 1 (WE Controlled)<sup>[16, 18]</sup>




#### Notes:

15. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW. 16. Data I/O is high impedance if  $\overline{\text{OE}} = V_{\text{IH}}$ . 17. During this period, the I/Os are in output state and input signals should not be applied. 18. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in high-impedance state.



# Switching Waveforms (continued)

Write Cycle No. 2 (CE Controlled)<sup>[16, 18]</sup>



t<sub>WC</sub> ADDRESS t<sub>SCE</sub> CE  $\mathbf{t}_{\mathsf{AW}}$ t<sub>HA</sub> -> t<sub>SA</sub> WE t<sub>PWE</sub> t<sub>SD</sub> t<sub>HD</sub> DATA I/O NOTE 17 DATA<sub>IN</sub> VALID t<sub>HZWE</sub> - t<sub>LZWE</sub> -

# **Truth Table**


CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	Data in (I/O <sub>0</sub> –I/O <sub>7</sub> )	Write	Active (I <sub>CC</sub> )



# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62138EV30LL-45BVXI	51-85149	36-ball Very Fine Pitch BGA (6 mm × 8 mm × 1 mm) (Pb-free)	Industrial

# **Package Diagrams**



MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document may be the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress and in doing so indemnifies Cypress against all charges.



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	237432	See ECN	AJU	New data sheet
*A	427817	See ECN	NXR	Removed 35 ns Speed Bin Removed "L" version Removed 32-pin TSOPII package from product Offering. Changed ball C3 from DNU to NC. Removed the redundant footnote on DNU. Moved Product Portfolio from Page # 3 to Page #2. Changed I <sub>CC</sub> (Max) value from 2 mA to 2.5 mA and I <sub>CC</sub> (Typ) value from 1.5 mA to 2 mA at f = 1 MHz Changed I <sub>CC</sub> (Typ) value from 12 mA to 15 mA at f = f <sub>max</sub> =1/t <sub>RC</sub> Changed I <sub>SB1</sub> and I <sub>SB2</sub> Typ. values from 0.7 $\mu$ A to 1 $\mu$ A and Max. values fror 2.5 $\mu$ A to 7 $\mu$ A. Changed V <sub>CC</sub> stabilization time in footnote #7 from 100 $\mu$ s to 200 $\mu$ s Changed V <sub>CC</sub> stabilization time in footnote #7 from 100 $\mu$ s to 200 $\mu$ s Changed V <sub>DR</sub> from 1.5V to 1V on Page# 4. Changed I <sub>CCDR</sub> from 1 $\mu$ A to 3 $\mu$ A in the Data Retention Characteristics tabl on Page # 4. Corected t <sub>R</sub> in Data Retention Characteristics from 100 $\mu$ s to t <sub>RC</sub> ns Changed t <sub>DHA</sub> , t <sub>LZCE</sub> , t <sub>LZWE</sub> from 6 ns to 10 ns Changed t <sub>DHA</sub> , t <sub>LZCE</sub> , t <sub>HZWE</sub> from 15 ns to 18 ns Changed t <sub>LODE</sub> from 20 ns to 5 ns Changed t <sub>SD</sub> from 20 ns to 25 ns Changed t <sub>PWE</sub> from 25 ns to 35 ns Updated the Ordering Information table and replaced Package Name column with Package Diagram.